FPGA & RTL Engineer |
Quantum Sensing Researcher |
Building scientific instruments and Hardware
- Montreal, QC
Pinned Loading
-
FPGA-Carry-Chain-Delay-Line-Capture
FPGA-Carry-Chain-Delay-Line-Capture Public256-tap FPGA carry-chain delay-line capture on Basys 3 (Artix-7), built in SystemVerilog with Vivado ILA hardware debugging and raw-pattern visualization.
Tcl
-
Photonics-and-Advanced-Electronics
Photonics-and-Advanced-Electronics PublicGraduate Level Projects in Advanced Electronics and Optoelectronics
-
NanoPulse
NanoPulse PublicNanoPulse - A Precision 24-bit Pulse Capture Digitizer : Part of the precision pulse capture system, designed for characterization of lasers and High-speed power semiconductor validation (HEMT, SiC…
-
-
-
MajedMH-Mesa-UTC-Photo-Detector
MajedMH-Mesa-UTC-Photo-Detector PublicDesigning Ultra fast Photodetector using Atlas
MATLAB 2
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.